

General Description

FSMOS[®] MOSFET is based on Oriental Semiconductor's unique device design to achieve low $R_{DS(ON)}$, low gate charge, fast switching and excellent avalanche characteristics. The high V_{th} series is specially designed to use in motor control systems with driving voltage of more than 10V.

Features

- Low $R_{DS(ON)}$ & FOM
- Extremely low switching loss
- Excellent reliability and uniformity
- Fast switching and soft recovery



Applications

- PD charger
- Motor driver
- Switching voltage regulator
- DC-DC convertor
- Switching mode power supply


Key Performance Parameters

Parameter	Value	Unit
V_{DS}	100	V
$I_{D, pulse}$	240	A
$R_{DS(ON) max} @ V_{GS}=10V$	9.5	m Ω
Q_g	17	nC
PD	70	W

Marking Information

Product Name	Package	Marking
SFS10R09UNNF	PDFN3.3x3.3	1009UN

Package & Pin information



Absolute Maximum Ratings at $T_j=25^\circ\text{C}$ unless otherwise noted

Parameter	Symbol	Value	Unit
Drain source voltage	V_{DS}	100	V
Gate source voltage	V_{GS}	± 20	V
Continuous drain current ¹⁾ , $T_C=25^\circ\text{C}$	I_D	60	A
Pulsed drain current ²⁾ , $T_C=25^\circ\text{C}$	$I_{D, pulse}$	240	A
Continuous diode forward current ¹⁾ , $T_C=25^\circ\text{C}$	I_S	60	A
Diode pulsed current ²⁾ , $T_C=25^\circ\text{C}$	$I_{S, Pulse}$	240	A
Power dissipation ³⁾ , $T_C=25^\circ\text{C}$	P_D	70	W
Single pulsed avalanche energy ⁵⁾	E_{AS}	43	mJ
Operation and storage temperature	T_{stg}, T_j	-55 to 150	$^\circ\text{C}$

Thermal Characteristics

Parameter	Symbol	Value	Unit
Thermal resistance, junction-case	$R_{\theta JC}$	1.83	$^\circ\text{C/W}$
Thermal resistance, junction-ambient ⁴⁾	$R_{\theta JA}$	62	$^\circ\text{C/W}$

Electrical Characteristics at $T_j=25^\circ\text{C}$ unless otherwise specified

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test condition
Drain-source breakdown voltage	BV_{DSS}	100			V	$V_{GS}=0\text{ V}, I_D=250\ \mu\text{A}$
Gate threshold voltage	$V_{GS(th)}$	2		4	V	$V_{DS}=V_{GS}, I_D=250\ \mu\text{A}$
Drain-source on-state resistance	$R_{DS(ON)}$		9.2	9.5	m Ω	$V_{GS}=10\text{ V}, I_D=20\text{ A}$
Gate-source leakage current	I_{GSS}			100	nA	$V_{GS}=20\text{ V}$
				-100		$V_{GS}=-20\text{ V}$
Drain-source leakage current	I_{DSS}			1	μA	$V_{DS}=100\text{ V}, V_{GS}=0\text{ V}$
Gate resistance	R_G		1.5		Ω	$f=1\text{ MHz}, \text{Open drain}$

Dynamic Characteristics

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test condition
Input capacitance	C_{iss}		1292		pF	$V_{GS}=0\text{ V}$, $V_{DS}=25\text{ V}$, $f=100\text{ kHz}$
Output capacitance	C_{oss}		738		pF	
Reverse transfer capacitance	C_{rss}		32		pF	
Turn-on delay time	$t_{d(on)}$		12		ns	$V_{GS}=10\text{ V}$, $V_{DS}=50\text{ V}$, $R_G=2\ \Omega$, $I_D=25\text{ A}$
Rise time	t_r		3		ns	
Turn-off delay time	$t_{d(off)}$		16		ns	
Fall time	t_f		4		ns	

Gate Charge Characteristics

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test condition
Total gate charge	Q_g		17		nC	$V_{GS}=10\text{ V}$, $V_{DS}=50\text{ V}$, $I_D=25\text{ A}$
Gate-source charge	Q_{gs}		5		nC	
Gate-drain charge	Q_{gd}		4		nC	
Gate plateau voltage	$V_{plateau}$		4.8		V	

Body Diode Characteristics

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test condition
Diode forward voltage	V_{SD}			1.3	V	$I_S=20\text{ A}$, $V_{GS}=0\text{ V}$
Reverse recovery time	t_{rr}		31		ns	$V_R=50\text{ V}$, $I_S=25\text{ A}$, $di/dt=100\text{ A}/\mu\text{s}$
Reverse recovery charge	Q_{rr}		26		nC	
Peak reverse recovery current	I_{rrm}		1.1		A	

Note

- 1) Calculated continuous current based on maximum allowable junction temperature.
- 2) Repetitive rating; pulse width limited by max. junction temperature.
- 3) P_d is based on max. junction temperature, using junction-case thermal resistance.
- 4) The value of $R_{\theta JA}$ is measured with the device mounted on 1 in² FR-4 board with 2oz. Copper, in a still air environment with $T_a=25\text{ }^\circ\text{C}$.
- 5) $V_{DD}=50\text{ V}$, $V_{GS}=10\text{ V}$, $L=0.3\text{ mH}$, starting $T_j=25\text{ }^\circ\text{C}$.

Electrical Characteristics Diagrams




Figure 1. Typ. output characteristics




Figure 2. Typ. transfer characteristics




Figure 3. Typ. capacitances




Figure 4. Typ. gate charge




Figure 5. Drain-source breakdown voltage










Figure 6. Drain-source on-state resistance



Test circuits and waveforms



Figure 1. Gate charge test circuit & waveform



Figure 2. Switching time test circuit & waveforms




Figure 3. Unclamped inductive switching (UIS) test circuit & waveforms



Figure 4. Diode reverse recovery test circuit & waveforms

Package Information



Symbol	mm		
	Min	Nom	Min
A	0.70	0.75	0.80
b	0.25	0.30	0.35
c	0.10	0.15	0.25
D	3.25	3.35	3.45
D1	3.00	3.10	3.20
D2	1.78	1.88	1.98
E1	3.10	3.20	3.30
E2	2.44	2.54	2.64
e	0.65BSC		
H	0.30	0.39	0.50
L	0.30	0.40	0.50
M	\	\	0.10

Version: PDFN3.3x3.3-P package outline dimension

Ordering Information

Package Type	Units/ Reel	Reels / Inner Box	Units/ Inner Box	Inner Boxes/ Carton Box	Units/ Carton Box
PDFN3.3x3.3-P	5000	2	10000	5	50000

Product Information

Product	Package	Pb Free	RoHS	Halogen Free
SFS10R09UNNF	PDFN3.3x3.3	yes	yes	yes

Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Oriental Semiconductor hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

For further information on technology, delivery terms and conditions and prices, please contact the Oriental Semiconductor sales representatives (www.orientalsemi.com).

© Oriental Semiconductor Co.,Ltd. All Rights Reserved 

Revision History

Version	Revision History	Date
V1.0	Initial release	2024-12-25
V1.1	Update POD	2025-08-18

